P1647

Submitter Email: skrolikoski@gmail.com
Type of Project: Revision to IEEE Standard 1647-2016
PAR Request Date: 05-Oct-2017
PAR Approval Date: 06-Dec-2017
PAR Expiration Date: 31-Dec-2021
Status: PAR for a Revision to an existing IEEE Standard
Root Project: 1647-2016

1.1 Project Number: P1647
1.2 Type of Document: Standard
1.3 Life Cycle: Full Use

2.1 Title: Standard for the Functional Verification Language e

Changes in title: IEEE Standard for the Functional Verification Language e

3.1 Working Group: Functional Verification Language e Working Group (C/DA/eWG)

Contact Information for Working Group Chair
Name: Darren Galpin
Email Address: darren.galpin@infineon.com
Phone: 44 (0)117 9528741

Contact Information for Working Group Vice-Chair
None

3.2 Sponsoring Society and Committee: IEEE Computer Society/Design Automation (C/DA)

Contact Information for Sponsor Chair
Name: Stanley Krolikoski
Email Address: skrolikoski@gmail.com
Phone: 925-336-9343

Contact Information for Standards Representative
None

4.1 Type of Ballot: Individual
4.2 Expected Date of submission of draft to the IEEE-SA for Initial Sponsor Ballot: 01/2020
4.3 Projected Completion Date for Submittal to RevCom
Note: Usual minimum time between initial sponsor ballot and submission to Revcom is 6 months.: 07/2020

5.1 Approximate number of people expected to be actively involved in the development of this project: 16
5.2 Scope: This standard defines the e functional verification language. This standard aims to serve as an authoritative source for the definition of (a) syntax and semantics of e language constructs, (b) the e language interaction with standard simulation languages, and (c) e language libraries.

5.3 Is the completion of this standard dependent upon the completion of another standard: No
5.4 Purpose: This standard serves the community involved with functional verification of electronic designs using the e language. It provides an implementation-independent definition of the e language and facilitates the development of e language based design automation tools.

5.5 Need for the Project: Due to the rapid evolution of verification technology, a number of new features have been introduced in IEEE 1647-2008 compliant products during the development of IEEE 1647-2011. This revision project will bring the standard up to date with respect to these features, and add new proposed features, and add new proposed features.

5.6 Stakeholders for the Standard: The stakeholders for the 'e' language are verification engineers for hardware, software and system projects and the tool developers for this community.

Intellectual Property
6.1.a. Is the Sponsor aware of any copyright permissions needed for this project?: Yes
If yes please explain: The working group will solicit contributions of manuals and possibly other copyrighted materials and will pursue
appropriate copyright releases.

6.1.b. Is the Sponsor aware of possible registration activity related to this project?: No

7.1 Are there other standards or projects with a similar scope?: Yes
If Yes please explain: Functional verification is addressed to some extent by the following projects: Verilog and SystemVerilog (1364 and 1800), VHDL (1076), System-C (1666), PSL (1850). SystemVerilog is listed below as the most relevant.

and answer the following

Sponsor Organization: IEEE Design Automation Standards Committee (DASC)
Project/Standard Number: 1800
Project/Standard Date: 08-Dec-2012

7.2 Joint Development
Is it the intent to develop this document jointly with another organization?: No

8.1 Additional Explanatory Notes: